シャドーイング練習: Via-in-Pad Reliability: When Does Your PCB Need It? #pcbmanufacturing #pcbdesign - 動画で英語スピーキングを学ぶ

Hello everybody, I am Zachariah Peterson.

Welcome back to my channel.

Today I'm going to be answering a viewer question about vias in SMD pads in PCB design.

Should you do it?

Should you do it in bottom terminated components or in any other type of component?

We're going to take a look at that viewer question.

We'll jump into some examples in Altium Designer.

And I'm going to show you some data from the IPC High Density Packaging User Group

that illustrates what can go wrong if you use a Via InPad.

Let's go ahead and get started.

This viewer question comes from one of our design review videos entitled ESP32 Design Overkill.

You guys know how much I have a love -hate relationship with ESP32.

And this question comes from WoWOWEWAH2203.

Nice username.

in general will finish off the PCB by covering the via through holes.

In addition, packages are just getting harder and harder to completely fan out with smaller pitch.

Our team has no choice but to use more expensive blind and buried vias now due to the package on LPDDR5s.

There are a few different dimensions to this question.

So first of all, most PCB manufacturers will leave your vias untented tent the vias.

If your PCB manufacturer is taking your design that doesn't have tented vias and is just tenting them anyways, you need to find a new manufacturer.

Your manufacturer should produce the board based on the data that you give them, not the data that they want to put into the board.

The second point I would like to note regards the manufacturing capabilities for via in pad.

The manufacturing capabilities have not been a problem for quite a long time.

Now, manufacturers will recommend to people to not put the vias in pad vias in pad, I think because a lot of people will just put via in pad

and then they won't think about whether or not they need to have it plated and filled or capped.

So if you are going to use via in pad, you need to make sure that you use it correctly.

If you put vias under SMD pads, make sure that you specify a conductive or non -conductive fill and then specify whether you need it planed over and planarized.

Now, if you are using a high density no choice but to use via in pad.

And that means you are going to have to specify filling and capping and plating over.

What I want to do now is hop into Altium, we can take a look at some designs that need via in pad, we'll see how to use it correctly.

And then we'll take a look at some reliability data for via in pad.

So you can understand the risks of using via in pad in your designs.

Now the first design that I want to look at is our Ethernet switch project that we did for all the

and you can see in this Ethernet switch we have three BGA components.

We have the main Ethernet switch controller here on U1, we then have an expansion PHY over here on U3,

and then U5 is a DRAM chip.

So if we put this into 2D, we can zoom in and we can see what type of design we're working with here.

So this is a design that does not require via in -pad.

could use via in pad if we wanted and we could use blind

and buried vias if we wanted to

but in this design we're not required to the reason for

that is of course if we just take a look at the pitch on these pads

if i can get my snap to work correctly

if we just take a look at the pitch on these pads you'll see here

that the pitch is one millimeter and of course we're able to fit an 8 via.

Even if we go over to this a little bit denser BGA for this DRAM chip,

you'll see here that if I measure the spacing between the pads on the DRAM chip, this is 0 .8 millimeters and the pad and via

that we have for this fanout is an 8 mil drill with a 16 mil pad.

So again we're still able to use the dog bone pitch.

Now what about a design where we're going to need via in pad?

Well at some point the pitch on these BGAs become

so small that we have no choice

but to put a via directly in the pad and that's

because of course as we collapse the spacing between these pins you will see here

that there's not going to be any room for this via in between these pads.

And so an example is shown here in one They are using the NRF 52 in the VFQFN package.

It has a 0 .5 millimeter vertical and horizontal pitch between these pins.

And as you can see here, we have vias placed directly into the pad.

Now, of course, if I were to try to put a via in this region, even with a 12 or 14 mil pad size, it just is not going to fit.

You have no choice but to put it directly in the pad.

Now, this is just for the BGA.

could do via in pad elsewhere in the design if we really wanted to.

But in this particular design, you can see here that the rest of the components are not super high density.

They're not super small components.

We don't have a bunch of zero two zero ones or zero one zero zero five passives on here.

And so in that case, we don't have a requirement to put the vias in pad on the rest of the design.

You can see here that we have one component right here, just a capacitor where one of the vias is in the pad

that is acceptable because these vias in the fabrication notes for this design are going to be filled

and capped so because of

that it is still acceptable to put these vias in pad like you see here on this capacitor

and like you see here underneath this nrf52 package.

So now we've seen what kinds of designs might need via in pad,

and we even see that you can use via in pad in cases where you don't necessarily have a high density BGA.

But when you do have a high density BGA, there are, of course, reliability issues that can arise.

And this has been studied pretty extensively by the IPC high density packaging user group, as well as PCB vendors and independent researchers.

So let's take a look at some of that data right now.

that I'm showing in these slides has been presented in some other videos

and I'm gonna link to some of these other videos in the video description

but for now what I want to do is just kind

of run through some of these BGA via in pad defects

that can arise during PCB assembly as well as after deployment in the field

so first head and pillow is an assembly defect where you have incomplete wetting and side of the BGA,

basically leaving a contact here between two separated balls of solder.

And of course that can lead to an intermittent short.

Here voiding occurs where you have voids that form in the solder ball, and you can even see here

that we have some via -in pad where some of the solder does adhere to the copper pad on the PCB,

but the void allows a crack to form along the bottom side of this ball.

leads to an intermittent failure.

Here you can also have a failure of the via -in pad itself,

where the cap essentially gets absorbed into the ball while the ball is molten, and that creates a failure of the via -in pad.

And then you can also just have ball fracture, where essentially you have repeated thermal cycling,

the solder ball on the bottom side of the package gets fatigued, and then eventually a crack forms, and then you get a fracture.

via in pad when we have via in pad we want to make sure

that we prevent some of these defects

and one way to help prevent some of these defects is to ensure planarity of the pad arrangement in

that BGA footprint now planarity can get affected due to dimples in the via in pad plating over process

so when you have a via in pad you then fill it

and cap and plate it the plating can form a and that dimple can then create some non -planarity.

Now on a small case passive, like for example a 0603 capacitor or 0805,

100

those kinds of passives, probably not a big deal.

101

And on smaller BGAs with low pin count, also really not a big deal.

102

that non -planarity can create a lot of distortion in the

103

contact between all of the balls on the bottom side of the package and the pad in the PCB footprint.

104

And that could potentially lead to some of the issues that we saw in the previous slide.

105

So given all of these potential problems where you have a ball

106

that could get fractured or you have non -planarity leading to open circuits or leading

107

reliability of these different types of leadless packages where you can use via in -pad.

108

Well, the IPC High Density Packaging User Group has done some studies on via in -pad in BGAs as well as QFNs.

109

And so what I'm going to do now is show some reliability data for three different types of packages, a BGA 192 package, a ceramic BGA package,

110

basically where the substrate of the BGA package is a ceramic material.

111

and a QFN package on a six layer PCB.

112

Now the microvia aspect ratio on all of these packages is less than one, which is going to be considered a highly reliable microvia.

113

Now these samples were thermally cycled and then they looked at the failure rate in each of these different package types.

114

So first let's look at the reliability data for the QFN package compared to the ceramic BGA package.

115

So here what you're seeing in these plots,

116

plots and we're comparing the lifetime of these microvias for cases where we have via -in -pad versus no via -in -pad.

117

And what you're seeing here for the QFN is

118

that the QFN package with via in pad has approximately a

119

12 % shorter lifetime than the QFN package without via in pad.

120

Now eventually these two curves overlap and they have the same lifetime after you do enough thermal cycles,

121

which is exactly what you would expect after repeated thermal cycling.

122

in pad has similar lifetime as the ceramic BGA package with the via in pad.

123

So I think this is a little surprising because when we talk about reliability of via in pad,

124

we might expect that the via in pad reliability doesn't really depend on the package type

125

and the data just shows that that isn't true.

126

Next, let's compare the BGA 192 package with the ceramic BGA package.

127

So again, the ceramic BGA package without the Via N -Pad and with the Via N -Pad have similar lifetimes,

128

but when we compare the BGA 192 package with the Via N -Pad versus BGA 192 without Via N -Pad,

129

we see very clearly that longer lifetime in this BGA package with no via in pad.

130

So again you can use via in pad if you like, but this is one of the risks that you run into.

131

And using via in pad is going to give you different levels of reliability depending on the package that you're working with.

132

So again QFN is going to show a slightly lower lifetime,

133

but with a BGA 192 package which has an organic FR4 substrate,

134

it is going to have a much lower lifetime than a ceramic BGA package.

135

Some further data from the IPC High Density Packaging User Group shows a few important points.

136

So number one, failures tend to most commonly arise near the corner balls in the BGA package.

137

That actually makes perfect sense because if you have any level of non -planarity

138

that could be thermally induced or it's influenced by the presence of dimples in the via and pad process, distance

139

and that's exactly why you would expect these failures to be

140

more common in the corner balls of the package rather than in the center balls of the package.

141

Now let's look at the data in the table in the bottom half of this slide.

142

Here in this table what they're looking at ultimately is the number of components

143

that do not show voiding in the corner solder balls

144

and what you can see in the ceramic BGA package is

145

that after thermal cycling all of the components show voiding the corner solder balls.

146

So basically all of those solder balls are going to be at risk of failure from further thermal cycling.

147

Now what about the BGA 192 package with via in pad and no via in pad?

148

Well here you can see a very large difference between the via in pad case versus the no via in pad case.

149

Only one of the components does not show voiding compared to 24 of the components showing

150

via -in pad component with the BGA 192 package shows many more failures.

151

Now what about a smaller BGA, for example, an 84 pin BGA with via -in pad versus no via -in pad?

152

Well, again, the via -in pad package shows more failures, but still fewer failures than the larger BGA.

153

And again, this is what we would expect with voiding that arises in the corner balls of the package.

154

If you have a physically you're going to be at more risk of voiding and failure at the via -in pad because,

155

again, that deformation accrues over distance.

156

So that's exactly what the data shows us here.

157

Now, reliability is clearly related to two things.

158

Number one is the size of the package, and then number two is the materials used to make up the package.

159

That's why we see the difference between the BGA -192 component and the ceramic BGA component.

160

I guess there's a third part, process, but really the package matters as well.

161

To help ensure reliability of BGA packages,

162

PCB assemblers have done a really great job of planning their processes to ensure that the number of reflow cycles is minimized.

163

Also, newer materials are available that have a closer coefficient of thermal expansion match to the coefficient of thermal expansion for copper.

164

So these newer materials are enabling much higher density packages and PCBs.

165

Some of the material vendors for example, AGC.

166

They produce a new resin coated copper that has a low CTE.

167

And Paul Cook, one of the podcast guests, was actually at a recent SMTA event on UltraHDI talking about some of these materials.

168

So I will probably have Paul back on the Altium OnTrack podcast to discuss this more.

169

And I might even have a conversation with him on my channel.

170

So make sure to subscribe to Altium Academy and this channel to stay tuned for that content.

171

on this channel and on the Altium Academy channel.

172

And of course, if you ask a great PCB design question, it's probably gonna end up in one of these videos.

173

Make sure to hit that like button, hit the subscribe button, and I'll see you next time, everybody.

174

Thank you.

✨ おすすめ動画

131 文

Types of Proximity Sensors! #automation #engineering #science #robotics #electronics

Business EnglishUniversity StudentsWorking Adults

30 文

Research Source Mastery: How to Find & Verify Credible Data (2026)

Business EnglishUniversity StudentsWorking Adults

306 文

Deep Dive: Investigating Thermal Cycling Failures Cracked MSOP Solder Joints

Business EnglishUniversity StudentsWorking Adults

7 文

Diodes Explained - The basics how diodes work working principle pn junction

Business EnglishUniversity StudentsWorking Adults

254 文

REVIT 2023 FOR MEP - SYSTEM PIPING

Business EnglishUniversity StudentsWorking Adults

実際の場面：PCB設計の質問に答える

このビデオでは、Zachariah Petersonが視聴者の質問に答え、PCB設計における「Via-in-Pad」の使い方や注意点について説明しています。専門用語が多いながらも、自然な会話の流れで情報を伝える様子は、英語のリスニングやスピーキング練習に最適です。特に、技術的な内容を明確に説明するためのフレーズや語彙の使い方は、実践的な学びになります。

覚えておきたいフレーズとコロケーション

"take a look at"：「～を見てみる」。例："Let's take a look at that viewer question."（その視聴者の質問を見てみましょう）
"jump into"：「～に飛び込む、～を始める」。例："We'll jump into some examples in Altium Designer."（Altium Designerの例に飛び込みます）
"have a love-hate relationship with"：「～に愛憎の感情を抱く」。例："I have a love-hate relationship with ESP32."（ESP32には愛憎の感情があります）
"specify a conductive or non-conductive fill"：「導電性または非導電性の充填を指定する」。技術的な指示を出す際に使えるフレーズです。
"fit an 8 mil via"：「8ミルのビアを配置する」。寸法や部品の配置を説明する際の表現です。

シャドーイングチャレンジ：実践的な練習

shadowspeaksやshadow speakの技法を使って、このビデオの音声を追って話してみましょう。具体的なタスクは次の通りです：
1. ビデオを10秒ずつ再生し、その後すぐに同じスピードで繰り返します。
2. 「take a look at」「jump into」などのフレーズのイントネーションとリズムを真似てください。
3. 技術用語も含め、発音を正確に再現することに集中します。
この練習は、英語シャドーイングや英語スピーキング練習の基本であり、自然な発話スピードと流れを身につけるのに効果的です。shadow speechの技法を使うことで、リスニングとスピーキングのスキルを同時に向上させることができます。

この動画の文法

話し手がよく使っている文型を、動画の実際の表現とともに紹介します。

文型	動画での表現
現在完了形 have/has + 過去分詞 — 過去の出来事が今も関係している	have tented · have not been · we've seen
受動態 be + 過去分詞 — 誰がするかより、何が起きるかに焦点を当てる	is shown · be filled · has been studied
関係詞節 who / which + 節 — 人や物について情報を加える	one, which is · package which has

シャドーイングとは？英語上達に効果的な理由

シャドーイング（Shadowing）は、もともとプロの通訳者養成プログラムで開発された言語学習法で、多言語習得者として知られるDr. Alexander Arguelles によって広く普及されました。方法はシンプルですが非常に効果的：ネイティブスピーカーの英語を聞きながら、1〜2秒の遅延で声に出してすぐに繰り返す——まるで「影（shadow）」のように話者を追いかけます。文法ドリルや受動的なリスニングと異なり、シャドーイングは脳と口の筋肉が同時にリアルタイムで英語を処理・再現することを強制します。研究により、発音精度、抑揚、リズム、連音、リスニング力、そして会話の流暢さが大幅に向上することが確認されています。IELTSスピーキング対策や自然な英語コミュニケーションを目指す方に特におすすめです。

シャドーイングのやり方: ステップ別の完全ガイドを読む →

シャドーイング練習: Via-in-Pad Reliability: When Does Your PCB Need It? #pcbmanufacturing #pcbdesign - 動画で英語スピーキングを学ぶ

Understanding BGA Pads: Solder Mask Defined vs Non-Defined

I Made an EMP Device... It Actually Works

Sofeast PCB Video Series Introduction

8 Tech Choices to Lock In Before Agentmaxxing

什麼是屏蔽罩(shielding can)？工程師對屏蔽罩的愛恨情仇

Peripheral Seal Zone Concept (PSZ) in Biomimetic Restorative Dentistry

What is APQP (Advanced Product Quality Planning)? 🚗 | Opexity

Types of Proximity Sensors! #automation #engineering #science #robotics #electronics

Research Source Mastery: How to Find & Verify Credible Data (2026)

Deep Dive: Investigating Thermal Cycling Failures Cracked MSOP Solder Joints

Diodes Explained - The basics how diodes work working principle pn junction

REVIT 2023 FOR MEP - SYSTEM PIPING

実際の場面：PCB設計の質問に答える

覚えておきたいフレーズとコロケーション

シャドーイングチャレンジ：実践的な練習

この動画の文法

シャドーイングとは？英語上達に効果的な理由